Enhancing Simulation with BDDs and ATPG
ثبت نشده
چکیده
We introduce SImulation Veriication with Augmentation (SIVA), a tool for checking safety properties on digital hardware designs. SIVA integrates simulation with symbolic techniques for vector generation. Speciically, the core algorithm uses a combination of ATPG and BDDs to generate input vectors which cover behavior not excited by simulation. Experimental results demonstrate considerable improvement in state space coverage compared with either simulation or formal veriication in isolation.
منابع مشابه
Feasibility of Structurally Synthesized BDD Models for Test Generation
An ATPG algorithm based on a special class of BDD models, called Structurally Synthesized BDDs (SSBDD), is presented. Experimental results show that the novel test generation approach provides a remarkable speed-up in comparison with classical gate-oriented methods. In addition, SSBDDs offer a more generalized view to the test generation problem.
متن کاملSIVA: A System for Coverage-Directed State Space Search
We introduce SImulation Verification with Augmentation (SIVA), a tool for coverage-directed state space search on digital hardware designs. SIVA tightly integrates simulation with symbolic techniques for efficient state space search. Specifically, the core algorithm uses a combination of ATPG and BDDs to generate “directed” input vectors, i.e., inputs which cover behavior not excited by simulat...
متن کاملAbstraction Techniques for Validation Coverage Analysis and Test Generation
ion Techniques for Validation Coverage Analysis and Test Generation 1 Dinos Moundanos Jacob A. Abraham Computer Engineering Research Center The University of Texas at Austin ENS 424 Austin, TX 78712 Yatin V. Hoskote Intel Development Labs Intel Corporation Hillsboro, OR 97124 Review Category: Design Veri cation, Test Generation Corresponding Author : Dinos Moundanos Phone: (512)471-8012 FAX: (5...
متن کاملStudy on Test Compaction in High-Level Automatic Test Pattern Generation (ATPG) Platform
Advancements in semiconductor technology are making gate-level test generation more challenging. This is because a large amount of detailed structural information must be processed in the search process of automatic test pattern generation (ATPG). In addition, ATPG needs to deal with new defects caused by process variation when IC is shrinking. To reduce the computation effort of ATPG, test gen...
متن کاملA Novel RTL ATPG Model Based on Gate Inherent Faults (GIF-PO) of Complex Gates
This paper starts with a comprehensive survey on RTL ATPG. It then proposes a novel RTL ATPG model based on ”Gate Inherent Faults” (GIF). These GIF are extracted from each complex gate (adder, case-statement, etc.) of the RTL source code individually. They are related to the internal logic paths of a complex gate. They are not related to any net/signal in the RTL design. It is observed, that wh...
متن کامل